A few months ago I have came across an interesting implementation problem. Xilinx Vivado IDE has a curious optimization strategy. This occurs in a situation where each module of a design is in a different CDC (clock domain cross) zone. Sample diagram of such HDL design is here: After Xilinx Vivado IDE synthesis everything was […]
Categories